Your search returned 21 records. Click on the hyperlinks to view further details of Titles..

 

Magazine Name : Ieee Transactions On Computers

Year : 1988 Volume number : 37 Issue: 09

Q-Modules: Internally Clocked Delay-Insensitive Modules (Article)
Subject: Logic Design , Metastable , Asynchronous Sequential Circuit , Delay Insensitive
Author: Ting-Pien Fang      Thomas J. Chaney      Charles E. Molnar      Fred U. Rosenberger     
page:      1005 - 1018
Design And Analysis Of Dynamic Redundancy Networks (Article)
Subject: Fault Tolerance , Parallel Processing , Partitioning , Reconfiguration
Author: Howard Jay Siegel      Menkae Jeng     
page:      1019 - 1029
Linear Sum Codes For Random Access Memories (Article)
Subject: Error Control , Memory , Fault Tolerance , Random Access Memory (Ram)
Author: Rod Goodman      Chris Heegard      Tom Fuja     
page:      1030 - 1042
Modular Error Detection For Bit-Serial Multiplication (Article)
Subject: Concurrent Error Detection , Arithmetic Error Codes , Bit-Serial Multiplication , Error Performance
Author: Noel R. Strader Ii      Thomas J. Brosnan     
page:      1043 - 1052
Modeling And Measurement Of Error Propagation In A Multimodule Computing System (Article)
Subject: Digraphs , Error Propagation , Statistical Analysis , Distribution And Density Functions Of Error Propagation Times
Author: Kang G. Shin      Tein-Hsiang Lin     
page:      1053 - 1066
An Incentive Compatible Flow Control Algorithm For Rate Allocation In Computer Networks (Article)
Subject: Computer Network , Fairness , Flow Control , Incentive Compatibility
Author: Beverly A. Sanders     
page:      1067 - 1072
Dynamic Remapping Of Parallel Computations With Varying Resource Demands (Article)
Subject: Adaptive Computation , Multiprocessors , Parallel Computational , Dynamic Load Balancing
Author: David M. Nicol      Joel H. Saltz     
page:      1073 - 1087
Measuring Parallelism In Computation-Intensive Scientific/Engineering Applications (Article)
Subject: Maximum/Total Parallelism , Measurement Of Parallelism , Parallelism In Fortran Programs , Parallelism In Scientific/Engineering Applications
Author: Manoj Kumar     
page:      1088 - 1098
Test Scheduling And Control For Vlsi Built-In Self-Test (Article)
Subject: Built-In Self-Test (Bist) , Design For Testability , Graph Coloring , Scheduling
Author: K. K Saluja      Gary L. Craig      Charles R. Kime     
page:      1099 - 1109
Variants Of An Improved Carry Look-Ahead Adder (Article)
Subject: Carry-Lookahead Adder (Cla) , Carry-Propagation-Free Adders , Binary Adders , High-Speed Addition
Author: R.W. Doran     
page:      1110 - 1113
Efficient Testing Of Optimal Time Adders (Article)
Subject: Arithmetic Circuits , Test Pattern Generation , Testing , Complete Test Set
Author: Bernd Becker     
page:      1113 - 1121
Design Of Self-Checking Iterative Networks (Article)
Subject: Logic Design , Self-Checking Systems , Iterative Networks
Author: Sudhir Dhawan      Ronald C. De Vries     
page:      1121 - 1125
Simple Relationships Among Moments Of Queue Lengths In Product Form Queueing Networks (Article)
Subject: Mean Value Analysis (Mva) , Moments , Optimization , Product Form Queueing Networks
Author: Edmundo De Souza E. Silva      Richard R. Muntz     
page:      1125 - 1129
Design Of Crosspoint-Irredundant Plas Using Minimal Number Of Control Inputs (Article)
Subject: Covering Row Sets , Crosspoint Faults , Crosspoint-Irredundant Pla'S , Control Input Procedure
Author: Nripendra N. Biswas      K.S. Ramanatha     
page:      1130 - 1134
An Analysis Of Vector Startup Access Delays (Article)
Subject: Memory Organization , Vector Processing , Memory Conflict Analysis , Vector Startup Delays
Author: D.A. Calahan     
page:      1134 - 1137
Spanning Multiaccess Channel Hypercube Computer Interconnection (Article)
Subject: Distributed Computer Systems , Multiaccess Protocol , Parallel Computer , Computer Interconnection Networks
Author: Kamal Jabbour      Patrick W. Dowd     
page:      1137 - 1142
Built-In Checking Of The Correct Self-Test Signature (Article)
Subject: Linear Feedback Shift Registers , Self-Test , Reciprocal Polynomials , Signature Testing
Author: William H. Mcanney      J Savir     
page:      1142 - 1145
An Architecture For A Video Rate Two-Dimensional Fast Fourier Transform Processor (Article)
Subject: Fast Fourier Transform (Fft) , Image Processing , Multiprocessors , Video Rate
Author: G.F. Taylor      R.H. Steinvorth      J.F. Mcdonald     
page:      1145 - 1148
On The Construction Of Communication Networks Satisfying Bounded Fan-In Of Service Ports (Article)
Subject: Bipartite Graph , Communication Networks , Matching , Bounded Concentrator
Author: Prithviraj Banerjee      Douglas B. West     
page:      1148 - 1151
A Data Compression Technique For Built-In Self-Test (Article)
Subject: Bist , Built-In Self-Test (Bist) , Data Compression , Self-Testing
Author: Sudhakar M. Reddy      K. K Saluja      Mark Karpovsky     
page:      1151 - 1156
Estimating Metrical Change In Fully Connected Mobile Networks-A Least Upper Bound On The Worst Case (Article)
Subject: Access Control , Mobile Communication , Scheduling Overhead , Virtual Token Passing
Author: Yaron I. Gold      Shlomo Moran     
page:      1157 - 1162